instance_tc1.h

Go to the documentation of this file.

/*
 * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
 */
 
#ifndef _SAM4S_TC1_INSTANCE_
#define _SAM4S_TC1_INSTANCE_
 
/* ========== Register definition for TC1 peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
  #define REG_TC1_CCR0                   (0x40014000U) 
  #define REG_TC1_CMR0                   (0x40014004U) 
  #define REG_TC1_SMMR0                  (0x40014008U) 
  #define REG_TC1_CV0                    (0x40014010U) 
  #define REG_TC1_RA0                    (0x40014014U) 
  #define REG_TC1_RB0                    (0x40014018U) 
  #define REG_TC1_RC0                    (0x4001401CU) 
  #define REG_TC1_SR0                    (0x40014020U) 
  #define REG_TC1_IER0                   (0x40014024U) 
  #define REG_TC1_IDR0                   (0x40014028U) 
  #define REG_TC1_IMR0                   (0x4001402CU) 
  #define REG_TC1_CCR1                   (0x40014040U) 
  #define REG_TC1_CMR1                   (0x40014044U) 
  #define REG_TC1_SMMR1                  (0x40014048U) 
  #define REG_TC1_CV1                    (0x40014050U) 
  #define REG_TC1_RA1                    (0x40014054U) 
  #define REG_TC1_RB1                    (0x40014058U) 
  #define REG_TC1_RC1                    (0x4001405CU) 
  #define REG_TC1_SR1                    (0x40014060U) 
  #define REG_TC1_IER1                   (0x40014064U) 
  #define REG_TC1_IDR1                   (0x40014068U) 
  #define REG_TC1_IMR1                   (0x4001406CU) 
  #define REG_TC1_CCR2                   (0x40014080U) 
  #define REG_TC1_CMR2                   (0x40014084U) 
  #define REG_TC1_SMMR2                  (0x40014088U) 
  #define REG_TC1_CV2                    (0x40014090U) 
  #define REG_TC1_RA2                    (0x40014094U) 
  #define REG_TC1_RB2                    (0x40014098U) 
  #define REG_TC1_RC2                    (0x4001409CU) 
  #define REG_TC1_SR2                    (0x400140A0U) 
  #define REG_TC1_IER2                   (0x400140A4U) 
  #define REG_TC1_IDR2                   (0x400140A8U) 
  #define REG_TC1_IMR2                   (0x400140ACU) 
  #define REG_TC1_BCR                    (0x400140C0U) 
  #define REG_TC1_BMR                    (0x400140C4U) 
  #define REG_TC1_QIER                   (0x400140C8U) 
  #define REG_TC1_QIDR                   (0x400140CCU) 
  #define REG_TC1_QIMR                   (0x400140D0U) 
  #define REG_TC1_QISR                   (0x400140D4U) 
  #define REG_TC1_FMR                    (0x400140D8U) 
  #define REG_TC1_WPMR                   (0x400140E4U) 
#else
  #define REG_TC1_CCR0  (*(__O  uint32_t*)0x40014000U) 
  #define REG_TC1_CMR0  (*(__IO uint32_t*)0x40014004U) 
  #define REG_TC1_SMMR0 (*(__IO uint32_t*)0x40014008U) 
  #define REG_TC1_CV0   (*(__I  uint32_t*)0x40014010U) 
  #define REG_TC1_RA0   (*(__IO uint32_t*)0x40014014U) 
  #define REG_TC1_RB0   (*(__IO uint32_t*)0x40014018U) 
  #define REG_TC1_RC0   (*(__IO uint32_t*)0x4001401CU) 
  #define REG_TC1_SR0   (*(__I  uint32_t*)0x40014020U) 
  #define REG_TC1_IER0  (*(__O  uint32_t*)0x40014024U) 
  #define REG_TC1_IDR0  (*(__O  uint32_t*)0x40014028U) 
  #define REG_TC1_IMR0  (*(__I  uint32_t*)0x4001402CU) 
  #define REG_TC1_CCR1  (*(__O  uint32_t*)0x40014040U) 
  #define REG_TC1_CMR1  (*(__IO uint32_t*)0x40014044U) 
  #define REG_TC1_SMMR1 (*(__IO uint32_t*)0x40014048U) 
  #define REG_TC1_CV1   (*(__I  uint32_t*)0x40014050U) 
  #define REG_TC1_RA1   (*(__IO uint32_t*)0x40014054U) 
  #define REG_TC1_RB1   (*(__IO uint32_t*)0x40014058U) 
  #define REG_TC1_RC1   (*(__IO uint32_t*)0x4001405CU) 
  #define REG_TC1_SR1   (*(__I  uint32_t*)0x40014060U) 
  #define REG_TC1_IER1  (*(__O  uint32_t*)0x40014064U) 
  #define REG_TC1_IDR1  (*(__O  uint32_t*)0x40014068U) 
  #define REG_TC1_IMR1  (*(__I  uint32_t*)0x4001406CU) 
  #define REG_TC1_CCR2  (*(__O  uint32_t*)0x40014080U) 
  #define REG_TC1_CMR2  (*(__IO uint32_t*)0x40014084U) 
  #define REG_TC1_SMMR2 (*(__IO uint32_t*)0x40014088U) 
  #define REG_TC1_CV2   (*(__I  uint32_t*)0x40014090U) 
  #define REG_TC1_RA2   (*(__IO uint32_t*)0x40014094U) 
  #define REG_TC1_RB2   (*(__IO uint32_t*)0x40014098U) 
  #define REG_TC1_RC2   (*(__IO uint32_t*)0x4001409CU) 
  #define REG_TC1_SR2   (*(__I  uint32_t*)0x400140A0U) 
  #define REG_TC1_IER2  (*(__O  uint32_t*)0x400140A4U) 
  #define REG_TC1_IDR2  (*(__O  uint32_t*)0x400140A8U) 
  #define REG_TC1_IMR2  (*(__I  uint32_t*)0x400140ACU) 
  #define REG_TC1_BCR   (*(__O  uint32_t*)0x400140C0U) 
  #define REG_TC1_BMR   (*(__IO uint32_t*)0x400140C4U) 
  #define REG_TC1_QIER  (*(__O  uint32_t*)0x400140C8U) 
  #define REG_TC1_QIDR  (*(__O  uint32_t*)0x400140CCU) 
  #define REG_TC1_QIMR  (*(__I  uint32_t*)0x400140D0U) 
  #define REG_TC1_QISR  (*(__I  uint32_t*)0x400140D4U) 
  #define REG_TC1_FMR   (*(__IO uint32_t*)0x400140D8U) 
  #define REG_TC1_WPMR  (*(__IO uint32_t*)0x400140E4U) 
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
 
#endif /* _SAM4S_TC1_INSTANCE_ */